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Fig. 1: Change in critical charge of a ﬂip-ﬂop at different
supply voltages in the presence of process variation
It is effective because it provides two levels of protection:
hardware error detection and correction for a speedy error
recovery and a software state recovery method for further
protection against multi-bit data corruption. The proposed
method targets embedded processors, as they usually em-
ploy low-power design techniques and at the same time it
is desirable to achieve higher reliability at low-cost. The
proposed method is functionally validated on ARM Cortex-M0
embedded microprocessor implemented in FPGA. The system
is also constructed using 65-nm technology for detailed trade-
off analysis in terms of latency, area and energy overhead,
which is discussed in Section V.
The motivation behind developing a low-cost and effective
state monitoring and recovery method is presented in Sec-
tion II. The architectural details of scan based state monitoring
and recovery method are presented in Section III. Section IV
describes in detail how the proposed method can be incor-
porated in an embedded processor. Experimental results are
presented in Section V and conclusions on the applicability of
the techniques are drawn in Section VI.
II. MOTIVATION
State retention power gating and voltage scaling are two
effective leakage power reduction techniques commonly em-
ployed in modern designs. In this section we explain why it
is important to protect both of these through a low-cost state
monitoring and recovery method.
In modern designs the memories are well-protected against
soft errors, however there is an urgent need for protecting
logical part of a design as it was shown that due to process
scaling, the effect on logical part of a design is exponentially
increasing [14]. It is important to protect state retention logic
against soft errors because during sleep mode it stores all the
states and therefore state corruption during sleep mode can
potentially affect rest of the design after it is powered-up. In
addition to state corruption due to soft errors, state retention
power gating is also affected by rush currents. This is because
power supply rails of an integrated circuit are not perfect, wires
have resistance and between the wires there is capacitance
and inductance. In sleep mode, when the power transistors
of the power gated design are off, the internal capacitance
of the power gated circuit is discharged to ground and its
leakage current is determined by the power transistors. When
the power gated circuit is reactivated, the power transistors
are turned on, there is a rush current to charge up its internal
capacitance. This sudden change of current induces a voltage
across the wires which can be modeled as step response of an
RLC circuit [5]. The voltage ﬂuctuation at the power supply
rails may corrupt the state retention latches connected to it,
which lead to potential reliability problem.
Supply voltage scaling is another effective way of reducing
leakage current in idle circuits [7], but it comes at the cost
of higher error susceptibility [9]. In 65nm technology node
the soft error rate increases by 3 times when supply voltage
is reduced from 1V to 0.5V [15]. Next, we demonstrate the
effect of supply voltage scaling and process variation on error
susceptibility of a deep sub-micron design. The critical charge
of a storage node determines its sensitivity to noise. Critical
charge is the amount of charge required to ﬂip its value
resulting in what is called single event upset (SEU) [16].
Critical charge is calculated through charge injection [17],
which uses current pulse with different magnitude to inject
charge into the storage node. The critical charge is reached
when the current pulse causes the stored value to ﬂip. In
a recent study, it was shown that critical charge of a ﬂip-
ﬂop increases with the increase in supply voltage. When
comparing the critical charge at their respective nominal op-
erating voltages, a ﬂip-ﬂop designed using 45-nm technology
showed lower critical charge than the one designed with 65-
nm technology [17]. Deep sub-microndesigns are also affected
by process variation, which is mainly due to sub-wavelength
lithography, random dopant distribution, line edge roughness
and stress engineering [18]. It affects transistor gate length,
threshold voltage, oxide thickness and effective mobility. We
investigated the effect of supply voltage scaling on the critical
charge of a ﬂip-ﬂop in the presence of process variation, using
45-nm CMOS technology with 0.9-V nominal supply voltage
setting. The temperature is kept constant at 25◦C. The relation
between critical charge and supply voltage variation is shown
in Fig. 1. As can be seen, the critical charge of the ﬂip-ﬂop
reduces with the reduction in supply voltage (10% of nominal
supply voltage). The graph also shows the worst-case critical
charge of the ﬂip-ﬂop at 1σ, 2σ and 3σ variation at different
supply voltages. These results demonstrate that the critical
charge of a ﬂip-ﬂop is negatively affected not only because of
reduction in the supply voltage but also by process variation
as shown in Fig. 1. This means that supply voltage scaling
and process variation can signiﬁcantly increase the soft error
rate. Therefore this work focuses on state protection of drowsy
logic (affected by radiations and voltage scaling) and that of
state retention logic (affected by radiations and rush currents)
through a low-cost and effective state monitoring and recovery
method.
III. PROPOSED METHODOLOGY FOR STATE MONITORING
AND RECOVERY
In this work, scan chains of a design are exploited for state
monitoring and recovery. The methodology targets designs
with two different operation modes: active mode and sleep
mode. Active mode (normal mode of operation) is the same for